

1	PROCESSING ARCHITECTURE	40	...External sync or interrupt signal
2	.Vector processor		
3	..Scalar/vector processor interface	41	..RISC
		42	..Operation
4	..Distributing of vector data to vector registers	43	...Mode switching
		200	ARCHITECTURE BASED INSTRUCTION PROCESSING
5	...Masking to control an access to data in vector register	201	.Data flow based system
6	..Controlling access to external vector data	202	.Stack based computer
		203	.Multiprocessor instruction
7	..Vector processor operation	204	INSTRUCTION ALIGNMENT
8	...Sequential	205	INSTRUCTION FETCHING
9	...Concurrent	206	.Of multiple instructions simultaneously
10	.Array processor		
11	..Array processor element interconnection	207	.Prefetching
		208	INSTRUCTION DECODING (E.G., BY MICROINSTRUCTION, START ADDRESS GENERATOR, HARDWIRED)
12	...Cube or hypercube		
13	...Partitioning		
14	...Processing element memory	209	.Decoding instruction to accommodate plural instruction interpretations (e.g., different dialects, languages, emulation, etc.)
15	...Reconfiguring		
16	..Array processor operation		
17	...Application specific		
18	...Data flow array processor		
19	...Systolic array processor	210	.Decoding instruction to accommodate variable length instruction or operand
20	..Multimode (e.g., MIMD to SIMD, etc.)	211	.Decoding instruction to generate an address of a microroutine
21	...Multiple instruction, Multiple data (MIMD)	212	.Decoding by plural parallel decoders
22	...Single instruction, multiple data (SIMD)	213	.Predecoding of instruction component
23	.Superscalar		
24	.Long instruction word	214	INSTRUCTION ISSUING
25	.Data driven or demand driven processor	215	.Simultaneous issuance of multiple instructions
26	..Detection/pairing based on destination, ID tag, or data	216	DYNAMIC INSTRUCTION DEPENDENCY CHECKING, MONITORING OR CONFLICT RESOLUTION
27	..Particular data driven memory structure		
28	.Distributed processing system	217	.Scoreboarding, reservation station, or aliasing
29	..Interface	218	.Commitment control or register bypass
30	..Operation		
31	...Master/slave	219	.Reducing an impact of a stall or pipeline bubble
32	.Microprocessor or multichip or multimodule processor having sequential program control	220	PROCESSING CONTROL
		221	.Arithmetic operation instruction processing
33	..Having multiple internal buses		
34	..Including coprocessor	222	..Floating point or vector
35	...Digital Signal processor	223	.Logic operation instruction processing
36	..Application specific		
37	..Programmable (e.g., EPROM)	224	..Masking
38	..Offchip interface	225	.Processing control for data transfer
39	...Externally controlled internal mode switching via pin		

712 - 2	CLASS 712 ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INSTRUCTION PROCESSING (E.G., PROCES- SORS)
226	.Instruction modification based on condition
227	.Specialized instruction processing in support of testing, debugging, emulation
228	.Context preserving (e.g., context swapping, checkpointing, register windowing
229	.Mode switch or change
230	.Generating next microinstruction address
231	.Detecting end or completion of microprogram
232	.Hardwired controller
233	.Branching (e.g., delayed branch, loop control, branch predict, interrupt)
234	..Conditional branching
235	...Simultaneous parallel fetching or executing of both branch and fall-through path
236	...Evaluation of multiple conditions or multiway branching
237	...Prefetching a branch target (i.e., look ahead)
238Branch target buffer
239	...Branch prediction
240History table
241	..Loop execution
242	..To macro-instruction routine
243	..To microinstruction subroutine
244	..Exception processing (e.g., interrupts and traps)
245	.Processing sequence control (i.e., microsequencing)
246	..Plural microsequencers (e.g., dual microsequencers)
247	..Multilevel microcontroller (e.g., dual-level control store)
248	..Writable/changeable control store architecture
300	BYTE-WORD REARRANGING, BIT-FIELD INSERTION OR EXTRACTION, STRING LENGTH DETECTING, OR SEQUENCE DETECTING

FOREIGN ART COLLECTIONS

FOR 000 CLASS-RELATED FOREIGN DOCUMENTS

December 2002